JournalPapers_007

Ken Takeuchi, Tomoharu Tanaka, and Toru Tanzawa, “A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories,” IEEE J. of Solid-State Circuits, vol. 33, no. 8, pp. 1228-1238, August 1998.

filed under: