JournalPapers_005

Ken Takeuchi, Tomoharu Tanaka, and Hiroshi Nakamura, “A Double-Level-Vth Select Gate Array Architecture for Multilevel NAND Flash Memories,” IEEE J. of Solid-State Circuits, vol. 31, no. 4, pp. 602-609, April 1996.

filed under: