Sheyang Ning, Tomoko Ogura Iwasaki, Shuhei Tanakamaru, Darlene Viviani, Henry Huang, Monte Manning, Thomas Rueckes and Ken Takeuchi, “Reset-Check-Reverse-Flag Scheme on NRAM with 50% Bit Error Rate or 35% Parity Overhead and 16% Decoding Latency Reductions for Read-Intensive Storage Class Memory,” IEEE J. of Solid-State Circuits, vol. 51, no. 8, pp. 1938-1951, August 2016.

filed under: