InternationalConference_032

Shuhei Tanakamaru and Ken Takeuchi, “A 60pJ, 3-Clock Rising Time, VTH Loss Compensated Word-line Booster Circuit for 0.5V Power Supply Embedded/Discrete DRAMs”, IEEE International Memory Workshop, pp.1-2, May 2009.

filed under: