InternationalConference_005

Ken Takeuchi, Tomoharu Tanaka, and Toru Tanzawa, “A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories,” IEEE Symp. on VLSI Circuits, pp. 67-68, June 1997.

filed under: