InternationalConference_003

Ken Takeuchi, Tomoharu Tanaka, and Hiroshi Nakamura, “A Double-Level-Vth Select Gate Array Architecture for Multilevel NAND Flash Memories,” IEEE Symp. on VLSI Circuits, pp. 69-70, June 1995.

filed under: